Mcqs Clouds
mcqsclouds.com

Which among the following constraint/s is/are involved in a state-machine description?

A. State variable & clock

B. State transitions & output specifications

C. Reset condition

D. All of the above

Related Questions on VLSI Design & Technology Test Questions