Mcqs Clouds
mcqsclouds.com

Which among the following is an output generated by synthesis process?

A. Attributes & Library

B. RTL VHDL description

C. Circuit constraints

D. Gate-level net list

Related Questions on VLSI Design & Technology Test Questions